전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSM2190F4V 데이터시트(PDF) 24 Page - STMicroelectronics

부품명 DSM2190F4V
상세설명  DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-2191 DSPs (3.3V Supply)
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

DSM2190F4V 데이터시트(HTML) 24 Page - STMicroelectronics

Back Button DSM2190F4V Datasheet HTML 20Page - STMicroelectronics DSM2190F4V Datasheet HTML 21Page - STMicroelectronics DSM2190F4V Datasheet HTML 22Page - STMicroelectronics DSM2190F4V Datasheet HTML 23Page - STMicroelectronics DSM2190F4V Datasheet HTML 24Page - STMicroelectronics DSM2190F4V Datasheet HTML 25Page - STMicroelectronics DSM2190F4V Datasheet HTML 26Page - STMicroelectronics DSM2190F4V Datasheet HTML 27Page - STMicroelectronics DSM2190F4V Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 61 page
background image
DSM2190F4
24/61
The DPLD performs address decoding, and gen-
erates select signals for internal and external com-
ponents, such as memory, registers, and I/O ports.
The DPLD can generates External Chip Select
(ECS0-ECS2) signals on Port D.
The CPLD can be used for logic functions, such as
loadable counters and shift registers, state ma-
chines, and encoding and decoding logic. These
logic functions can be constructed using the 16
Output Macrocells (OMC), 16 Input Macrocells
(IMC), and the AND Array.
The AND Array is used to form product terms.
These product terms are configured from the logic
definition entered in PSDsoft Express. An Input
Bus consisting of 64 signals is connected to the
PLDs. Input signals are shown in Table 9.
Turbo Bit. The PLDs in the device can minimize
power consumption by switching off when inputs
remain unchanged for an extended time of about
70 ns. Resetting the Turbo bit to 0 (Bit 3 of the
PMMR0 register) automatically places the PLDs
into standby if no inputs are changing. Turning the
Turbo mode off increases propagation delays
while reducing power consumption. Additionally,
five bits are available in the PMMR registers in
csiop to block DSP control signals from entering
the PLDs. This reduces power consumption and
can be used only when these DSP control signals
are not used in PLD logic equations. Each of the
two PLDs has unique characteristics suited for its
applications. They are described in the following
sections.
Figure 13. PLD Diagram
8
Input Macrocell and Input Ports
Direct Macrocell Input to MCU Data Bus
CSIOP Select
DECODE PLD
(DPLD)
PAGE
REGISTER
External Chip Selects to Port D
JTAG Select
CPLD
PT
ALLOC.
Macrocell
Alloc.
MCELLAB
MCELLBC
Direct Macrocell Access from MCU Data Bus
16 Input Macrocell
(PORT B,C)
16 Output
Macrocell
Main Flash Memory Selects
3
PORT D Inputs
to PORT B
to PORT B or C
Data
Bus
8
8
8
1
3
1
64
16
64
16
Output Macrocell Feedback
4
Secondary Flash Memory Selects
AI04957B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com