DSM2190F4V datasheet(30/61 Pages) STMICROELECTRONICS

30 / 61 page

DSM2190F4

30/61

DSP Bus Interface

The “no-glue logic” DSP Bus Interface allows di-

rect connection. DSP address, data, and control

signals connect directly to the DSM device. See

Figure 6 for typical connections.

DSP address, data and control signals are routed

to Flash memory, I/O control (

csiop), OMCs, and

IMCs within the DMS. The DSP address range for

each of these components is specified in PSDsoft

ExpressTM.

I/O Ports

There are three programmable I/O ports: Ports B,

C, and D. Each of the ports is eight bits except Port

D, which is 3 bits. Each port pin is individually user

configurable, thus allowing multiple functions per

port. The ports are configured using PSDsoft Ex-

pressTM or by the DSP writing to on-chip registers

in the

csiop block.

The topics discussed in this section are:

General Port architecture

Port operating modes

Port Configuration Registers (PCR)

Port Data Registers

Individual Port functionality.

General Port Architecture. The general archi-

tecture of the I/O Port block is shown in Figure 19.

Individual Port architectures are shown in Figure

20 to Figure 23. In general, once the purpose for a

port pin has been defined in PSDsoft ExpressTM,

that pin is no longer available for other purposes.

Exceptions are noted.

Figure 19. General I/O Port Architecture

As shown in Figure 19, the ports contain an output

multiplexer whose select signals are driven by the

configuration bits determined by PSDsoft Express.

Inputs to the multiplexer include the following:

Output data from the Data Out register (for MCU

I/O mode)

CPLD Macrocell output (OMC)

External Chip Selects ESC0-2 from the DPLD to

Port D pins only.

The Port Data Buffer (PDB) is a tri-state buffer that

allows only one source at a time to be read by the

DSP. The Port Data Buffer (PDB) is connected to

the Internal Data Bus for feedback and can be

read by the DSP. The Data Out and Macrocell out-

DATA OUT

REG.

Macrocell Outputs

ENABLE PRODUCT TERM (.OE)

EXT CS

READ MUX

CPLD - INPUT

DIR REG.

Input

Macrocell

ENABLE OUT

DATA IN

OUTPUT

SELECT

OUTPUT

MUX

PORT PIN

DATA OUT

AI04905B

DSM2190F4V 데이터시트(PDF) 30 Page - STMicroelectronics

DSM2190F4V 데이터시트(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

데이터시트 다운로드

링크 URL