 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STV3550 데이터시트(PDF) 64 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV3550 데이터시트(HTML) 64 Page - STMicroelectronics |
|
|
64 / 144 page  64/144 STV3550 5.4.6 Data Enable Output This signal is fully generated according to the control register value. The user must assume the video window is correct according to the display data (video + OSD + background). The Data Enable signal is in the clk_dac domain. This signal generates a jitter free signal only if the Hsync and Vsync signal are output in the same clock domain (‘clk_dac’). The reference signals to generate this signal are hs_pix, vs_rst_100_pix and lineupcnt_pix. We could select the DE polarity with a dedicated register. 22 P24 000 0 26 P25 000 0 27 P26 000 0 28 P27 000 0 29 P28 000 0 30 P29 000 0 Table 18: Multiplex Output STV3550 Pin Number STV3550 Pad Multiplex Output 3x10bits Phase 0 Multiplex Output 3x10 bits Phase 1 Multiplex Output 3x8 bits Phase 0 Multiplex Output 3x8 bits Phase 1 line 0 start line display line 10 bits 10 bits |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
