 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STV3550 데이터시트(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV3550 데이터시트(HTML) 24 Page - STMicroelectronics |
|
|
24 / 144 page  24/144 STV3550 3.3 Video Display Pipeline The Video Display block includes all the processing required for adapting the incoming video stream to the selected display format. Depending on the up-conversion mode, this block generates the correct video sequence with the selected number of pixels per line, lines per field or fields per second. It uses high-resolution horizontal and vertical polyphase filters to interpolate the additional pixels and lines required for the selected display format. These filters are also used for zoom-in and zoom-out rescaling. It also includes picture improvement algorithms (PSI/CTI) to provide the picture with a more “high- resolution” aspect. Figure 8: Video Display Flowchart Pixel FIFO All data is in Analog Y/Cr/Cb format Pixel Clock Domain VTG V-rst Display Clock Domain STBus Interconnect T2 Memory Interface 4:2:2 to 4:4:4 Up-Conversion Line Buffer Line Buffer CTI PSI HFC/VFC Luma Path HFC/VFC Chroma Path Pan/Scan Pan/Scan System Clock Domain |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
