전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STV3550 데이터시트(PDF) 70 Page - STMicroelectronics

부품명 STV3550
상세설명  LCD and Matrix Display TV Processor
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV3550 데이터시트(HTML) 70 Page - STMicroelectronics

Back Button STV3550 Datasheet HTML 66Page - STMicroelectronics STV3550 Datasheet HTML 67Page - STMicroelectronics STV3550 Datasheet HTML 68Page - STMicroelectronics STV3550 Datasheet HTML 69Page - STMicroelectronics STV3550 Datasheet HTML 70Page - STMicroelectronics STV3550 Datasheet HTML 71Page - STMicroelectronics STV3550 Datasheet HTML 72Page - STMicroelectronics STV3550 Datasheet HTML 73Page - STMicroelectronics STV3550 Datasheet HTML 74Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 144 page
background image
70/144
STV3550
CPU and System Management Functional Description
Write operations in Flash require specific sequences on the data and address buses. Since the
STV3550 can drive any data and any addresses on the buses, write operations into Flash can be
performed if the Flash device is used as an asynchronous memory.
Control signals such as chip select, write enable and output enable (active low) can be configured
by software, so that they are asserted or not by the STV3550 Memory Interface during each
operation.
6.3.8.2 Flash Requirements
Time is expressed in number of STV3550 system clock cycles. Phase refers to half a cycle.
●
Flash size up to 16 Mbits
●
Access Cycle Time from 2 to 127 cycles (tAC)
●
Bus Release Time from 0 to 15 cycles (tBR)
●
Data Drive Delay from 0 to 31 phases after start of Access Cycle (tDD)
●
Falling edge of NOT_CS_FLASH from 0 to 15 phases or cycles after start of Read Access
Cycle (tCSr1)
●
Rising edge of NOT_CS_FLASH from 0 to 15 phases or cycles before end of Read Access
Cycle (tCSr2)
●
Falling edge of NOT_CS_FLASH from 0 to 15 phases or cycles after start of Write Access
Cycle (tCSw1)
●
Rising edge of NOT_CS_FLASH from 0 to 15 phases or cycles before end of Write Access
Cycle (tCSw2)
●
Falling edge of NOT_CAS (NOT_OE) from 0 to 15 phases or cycles after start of Read Access
Cycle (tOE1)
●
Rising edge of NOT_CAS (NOT_OE) from 0 to 15 phases or cycles before end of Read
Access Cycle (tOE2)
●
Falling edge of RD_NOT_WR from 0 to 15 phases or cycles after start of Write Access Cycle
(tWE1)
●
Rising edge of RD_NOT_WR from 0 to 15 phases or cycles before end of Write Access Cycle
(tWE2)
●
Latch Point from 0 to 15 cycles before end of Access Cycle (tLP)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com