| 전자부품 데이터시트 검색엔진 |
|
SLG46721 데이터시트(PDF) 80 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46721 데이터시트(HTML) 80 Page - Dialog Semiconductor |
|
80 / 101 page ![]() 000-0046721-114 Page 79 of 100 SLG46721 19.2.2 Power Down During powerdown, macrocells in SLG46721 are powered off and logic macrocells may switch states after falling below 1.4 V. The I/O buffers are disabled when POR goes low at VDD~1 V. Please note that during a slow rampdown, outputs can possibly switch state during this time. Figure 42. Power Down Outputs can possibly switch state during this time VDD (V) Time 1.6 V 1.15 V 2 V 1 V 1 V VREF Out Signal |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |