CS8952 datasheet(54/82 Pages) CIRRUS

54 / 82 page

CS8952

CrystalLAN™ 100BASE-X and 10BASE-T Transceiver

9MF Preamble

Enable

Read/Write 0

When set, this bit will force all management frames

(via MDIO, MDC) to be preceded by a 32 bit pream-

ble pattern of contiguous ones to be considered

valid. When cleared, it allows management frames

with or without the preamble pattern. The status of

this register is (inversely) reflected in the MF Pream-

ble bit in the Basic Mode Status Register (address

01h).

Note: This bit is disabled, and writes to this bit are

ignored when the National Compatibility Mode bit of

the 10BASE-T Configuration Register (address 1Ch)

is set.

Fast Test

Read/Write 0

When set, internal timers are sped up significantly in

order to facilitate production test. Leave clear for

proper operation.

Note: This bit is disabled, and writes to this bit are

ignored when the National Compatibility Mode bit of

the 10BASE-T Configuration Register (address 1Ch)

is set.

CLK25 Disable

Read/Write When TCM pin is

low, reset to 1;

otherwise, reset to

Setting this bit will disable (tri-state) the CLK25 out-

put pin, reducing digital noise and power consump-

tion.

Enable LT/100

Read/Write 1

When set, normal link status checking is enabled.

When clear, this bit forces the link status to Link OK

(at 100 Mb/s), and will assert the LINK_OK LED.

CIM Disable

Read/Write Reset to the logic

inverse of the

valueonthe

REPEATER pin.

When set, this bit forces the Carrier Integrity Monitor

function to be disabled. When low, the Carrier Integ-

rity Monitor function is enabled, and detection of an

unstable link will disable the receive and transmit

functions.

Tx Disable

Read/Write 0

When set, this bit forces the 10 Mb/s and 100 Mb/s

outputs to be inactive. When clear, normal transmis-

sion is enabled.

If Tx Disable is set while a packet is being transmit-

ted, transmission is completed and no subsequent

packets are transmitted until Tx Disable is cleared

again. Also, if Tx Disable is cleared while TX_EN is

high, the transmitter will remain disabled until TX_EN

is deasserted. This prevents fragments from being

transmitted onto the network.

BIT

NAME

TYPE

RESET

DESCRIPTION

CS8952 데이터시트(PDF) 54 Page - Cirrus Logic

CS8952 데이터시트(HTML) 54 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL