| 전자부품 데이터시트 검색엔진 |
|
CS8952 데이터시트(PDF) 60 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS8952 데이터시트(HTML) 60 Page - Cirrus Logic |
|
60 / 82 page ![]() CS8952 60 CrystalLAN™ 100BASE-X and 10BASE-T Transceiver 5 CIM Status Read Only 0 When clear, this bit indicates that a stable link con- nection has been detected. When an unstable link is detected and the Carrier Integrity Monitor Disable bit in the PCS Sub-Layer Configuration Register (address 17h) is clear, this bit is set and latched. It will remain set until this register is read. 4:0 PHY Address Field Read/Write Reset to the val- ues on the PHYAD[4:0] pins. The value on pins PHYAD[4:0] are latched into this field at power-up or reset. These bits define the PHY address used by the management layer to address the PHY. The external logic must know this address in order to select this particular CS8952’s registers individually via the MDIO and MDC pins. BIT NAME TYPE RESET DESCRIPTION |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |