전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS8952 데이터시트(PDF) 45 Page - Cirrus Logic

부품명 CS8952
상세설명  CrystalLAN 100BASE-X and 10BASE-T Transceiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8952 데이터시트(HTML) 45 Page - Cirrus Logic

Back Button CS8952 Datasheet HTML 41Page - Cirrus Logic CS8952 Datasheet HTML 42Page - Cirrus Logic CS8952 Datasheet HTML 43Page - Cirrus Logic CS8952 Datasheet HTML 44Page - Cirrus Logic CS8952 Datasheet HTML 45Page - Cirrus Logic CS8952 Datasheet HTML 46Page - Cirrus Logic CS8952 Datasheet HTML 47Page - Cirrus Logic CS8952 Datasheet HTML 48Page - Cirrus Logic CS8952 Datasheet HTML 49Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 82 page
background image
CS8952
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
45
6.10
Interrupt Status Register - Address 11h
This register indicates which event(s) caused an interrupt event on the MII_IRQ pin. All bits are self-
clearing, and will thus be cleared upon readout.
15
14
13
12
11
10
9
8
CIM Link
Unstable
Link Status
Change
Descrambler
Lock Change
Premature End
Error
DCR
Rollover
FCCR
Rollover
RECR
Rollover
Remote
Loopback
Fault
765
4321
0
Reset
Complete
Jabber
Detect
Auto-Neg
Complete
Parallel
Detection Fault
Parallel
Fail
Remote
Fault
Page
Received
Reserved
BIT
NAME
TYPE
RESET
DESCRIPTION
15
CIM Link Unstable
Read Only
0
When set, this bit indicates that an unstable link con-
dition was detected by the Carrier Integrity Monitor
function.
14
Link Status Change Read Only
0
When set, this bit indicates that a change has
occurred to the status of the link. The Self Status
Register (address 19h) may be read to determine the
current status of the link.
13
Descrambler Lock
Change
Read Only
0
When set, this bit indicates that a change has
occurred in the status of the descrambler. The Self
Status Register (address 19h) may be read to deter-
mine the current status of the scrambler lock.
12
Premature End
Error
Read Only
0
This bit is set when a premature end of frame is
detected for 100 Mb/s operation. A premature end is
defined as two consecutive IDLE patterns detected in
a frame prior to the End of Stream Delimiter.
11
DCR Rollover
Read Only
0
This bit is set when the MSB of the Disconnect Count
Register (address 12h) becomes set. This should
provide ample warning to the management layer so
that the DCR may be read before rolling over.
10
FCCR Rollover
Read Only
0
This bit is set when the MSB of the False Carrier
Count Register (address 13h) becomes set. This
should provide ample warning to the management
layer so that the FCCR may be read before saturat-
ing.
9
RECR Rollover
Read Only
0
This bit is set when the MSB of the Receive Error
Count Register (address 15h) becomes set. This
should provide ample warning to the management
layer so that the RECR may be read before rolling
over.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com