전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CS8952 데이터시트(PDF) 7 Page - Cirrus Logic

부품명 CS8952
상세설명  CrystalLAN 100BASE-X and 10BASE-T Transceiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8952 데이터시트(HTML) 7 Page - Cirrus Logic

Back Button CS8952 Datasheet HTML 3Page - Cirrus Logic CS8952 Datasheet HTML 4Page - Cirrus Logic CS8952 Datasheet HTML 5Page - Cirrus Logic CS8952 Datasheet HTML 6Page - Cirrus Logic CS8952 Datasheet HTML 7Page - Cirrus Logic CS8952 Datasheet HTML 8Page - Cirrus Logic CS8952 Datasheet HTML 9Page - Cirrus Logic CS8952 Datasheet HTML 10Page - Cirrus Logic CS8952 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 82 page
background image
CS8952
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
7
10BASE-T CHARACTERISTICS
Parameter
Symbol
Min
Typ
Max
Unit
10BASE-T Interface
Transmitter Differential Output Voltage (Peak)
VOD
2.2
-
2.8
V
Receiver Normal Squelch Level (Peak)
VISQ
300
-
525
mV
Receiver Low Squelch Level (LoRxSquelch bit
set)
VSQL
125
-
290
mV
10BASE-T Transmitter
TXD Pair Jitter into 100
Ω Load
tTTX1
--
8
ns
TXD Pair Return to
≤50 mV after Last Positive
Transition
tTTX2
--
4.5
µs
TXD Pair Positive Hold Time at End of Packet
tTTX3
250
-
-
ns
10BASE-T Receiver
Allowable Received Jitter at Bit Cell Center
tTRX1
-
-
+/-13.5
ns
Allowable Received Jitter at Bit Cell Boundary
tTRX2
-
-
+/-13.5
ns
10BASE-T Link Integrity
First Transmitted Link Pulse after Last Transmit-
ted Packet
tLN1
15
16
17
ms
Time Between Transmitted Link Pulses
tLN2
15
16
17
ms
Width of Transmitted Link Pulses
tLN3
60
-
200
ns
Minimum Received Link Pulses Separation
tLN4
257
ms
Maximum Received Link Pulse Separation
tLN5
25
52
150
ms
Last Receive Activity to Link Fail (Link Loss
Timer)
tLN6
50
52
150
ms
10Base-T Jabber/Unjabber Timing
Maximum Transmit Time
-
105
-
ms
Unjabber Time
-
406
-
ms
TXD±
RXD±
LINKLED
t
LN1
t
LN3
t
LN2
t
LN5
t
LN4
t
LN6
RXD±
t
RTX1
t
RTX2
t
RTX3
tRTX4
Carrier Sense
(Internal)
TXD±
t
TTX1
t
TTX3
t
TTX2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com