전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DSP56857 데이터시트(PDF) 280 Page - Freescale Semiconductor, Inc

부품명 DSP56857
상세설명  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 280 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 276Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 277Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 278Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 279Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 280Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 281Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 282Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 283Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 284Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 280 / 662 page
background image
Transmission Formats
5685X Digital Signal Controller User Manual, Rev. 4
11-10
Freescale Semiconductor
11.6.4 Wired OR Mode
Wired OR functionality is provided to permit the connection of multiple SPIs. Figure 11-5
illustrates a single master controlling multiple slave SPIs. When the WOM bit is set, the outputs
switch from conventional complementary CMOS output to open drain outputs.
Figure 11-5. Sharing of a Slave by Multiple Masters
This lets the internal pull-up resistor bring the line high and whichever SPI drives the line pulls it
low as needed.
11.7 Transmission Formats
During a SPI transmission, data is simultaneously transmitted, or shifted out serially, and
received; that is it is shifted in serially. A serial clock synchronizes shifting and sampling on the
two serial data lines. A Slave Select line allows selection of an individual slave SPI device; slave
devices not selected do not interfere with SPI bus activities. On a master SPI device, the Slave
Select line can optionally be used to indicate multiple-master bus contention.
Master Device 1
Master Device 2
MOSI
MOSI
MISO
MISO
SCLK
SCLK
SS
MOSI
MISO
SCLK
SS
Slave Device
V
DD
SS
V
DD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com