| 전자부품 데이터시트 검색엔진 |
|
DSP56857 데이터시트(PDF) 315 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 데이터시트(HTML) 315 Page - Freescale Semiconductor, Inc |
|
315 / 662 page ![]() Functional Description Enhanced Synchronous Serial Interface (ESSI), Rev. 4 Freescale Semiconductor 12-15 4. ESSI enabled (ESSIEN = 1) 5. Enable TXFIFO (TFEN = 1) and configure the Transmit Watermark (TFWM = n) if this TXFIFO is used. 6. Write data to transmit data register (STX). 7. Enable transmit interrupts. 8. Set the TE bit (TE = 1) to enable the transmitter on the next frame sync boundary. The transmitter timing for an 8-bit word with continuous clock, FIFO disabled, five words per frame sync, in the Network mode is shown in Figure 12-4. The explanatory notes for the transmit portion of the figure are provided in Table 12-8. Figure 12-4. Network Mode Transmit Timing TS 0 TS 1 TS 2 TS 3 TS 4 TS 0 Time Slot SCK Internal Word Clock SC2 TFS Bit of SSR Register TDE Status Bit / Interrupt STX Register STSR Register TXSR Register STD 2 4 5 1 3 4 Valid Indefinite transition depends on SW interrupt processing Invalid |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |