DSP56857 datasheet(518/662 Pages) FREESCALE

518 / 662 page

Application:

Date:

Programmer:

Sheet

5685X Digital Signal Controller User Manual, Rev. 4

B-16

Freescale Semiconductor

3 of 4

OCCS

CGM Divide-By

$1FFF10 + $1

Bits

Read

POST

PLLDB

Write

Reset

0000

0111

011

CGM Divide-By Register (CGMCR)

Bits

Name

Description

15 - 13

POST

PLL Post Scaler

The output of the PLL is postscaled by 1-128 based on this field. To change this field, set the SEL

bit to choose the oscillator output, then this field is changed. The SEL bit is then returned to

selecting the PLL postscaled output.

000

PLL output is divided by 1 (default)

001

PLL output is divided by 2

010

PLL output is divided by 4

011

PLL output is divided by 8

100

PLL output is divided by 16

101

PLL output is divided by 32

110

PLL output is divided by 64

111

PLL output is divided by 128

6 - 0

PLLDB

PLL Divide-By

The PLL output frequency is controlled by the PLL divide-by value. Each time a new value is

written into the PLLDB field, the Lock Detector circuit is reset. Before changing the divide-by, set

the SEL bit to choose the oscillator output.

denotes Reserved Bits

DSP56857 데이터시트(PDF) 518 Page - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 518 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL