 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DSP56857 데이터시트(PDF) 185 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 데이터시트(HTML) 185 Page - Freescale Semiconductor, Inc |
|
|
185 / 662 page  Functional Description Overview, Rev. 4 Freescale Semiconductor 8-7 8.5 Block Diagram The ITCN module block diagram is illustrated Figure 8-2. Figure 8-2. Interrupt Controller Block Diagram 8.6 Functional Description The Interrupt Controller is a slave on the IPBus. It contains registers each allowing the 70 interrupt sources to be set to one of four priority levels (excluding certain interrupts of fixed priority). Next, all of the interrupt requests of a given level are priority encoded to determine the lowest numerical value of the active interrupt requests for that level. Within a given priority level, zero is the highest priority and number 69 is the lowest. 2 >4 Decode INT1 INT70 Level 0 Any 0 Level Any 3 Level INT VAB IPIC Control 7 7 PIC_EN IACK SR[9:8] Priority Level 2 >4 Decode 70 >7 Priority Encoder Level 3 Priority Level 70 >7 Priority Encoder |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
