NM1282KSLAXAL datasheet(8/120 Pages) NANYA

8 / 120 page

Version 1.3

Nanya Technology Corp.

06/2018

2Gb SLC NAND + 2Gb LPDDR2

NM1282KSLAXAL

NTC Proprietary

Level: Property

Ball Description - 2Gb X32 LPDDR2

Symbol

Type

Function

CK,



Input

Clock: CK and

 are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on

both positive and negative edge of CK. Single Data Rate (SDR) inputs,

 and CKE, are sampled at the

positive Clock edge. Clock is defined as the differential pair, CK and

. The positive Clock edge is

defined by the crosspoint of a rising CK and a falling

. The negative Clock edge is defined by the

crosspoint of a falling CK and a rising

.

CKE

Input

Clock Enable: CKE high activates, and CKE low deactivates internal clock signals, and device input

buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is

considered part of the command code. CKE is sampled at the positive Clock edge.



Input

Chip Select:

 is considered part of the command code.  is sampled at the positive Clock edge.

CA0

– CA9

Input

Command/Address Inputs: Uni-directional command/address bus inputs. Provide the command and

address inputs according to the command truth table. CA is considered part of the command code.

DM0

– DM3

Input

Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled

HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.

Although DM pins are input-only, the DM loading matched the DQ and DQS (or

).

DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2

corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.

DQ0-DQ31

Input/output Data Bus: Bi-directional Input / Output data bus.

DQS0-3,

 Input/output

Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data)

and Differential (DQS and

). It is output with read data and input with write data. DQS is edge-aligned

to read data, and centered with write data.

DQS0 &

 corresponds to the data on DQ0-DQ7, DQS1 &  corresponds to the data on

DQ8-DQ15, DQS2 &

 corresponds to the data on DQ16-DQ23, DQS3 &  corresponds to the

data on DQ24-DQ31.

─

No Connect: No internal electrical connection is present.

Input

Reference Pin for Output Drive Strength Calibration. External impedance (240-ohm): this signal is

used to calibrate the device output impedance.

VDD1

Supply

Core Power Supply 1: Core power supply

VDD2

Supply

Core Power Supply 2: Core power supply

VDDQ

Supply

DQ Power Supply: Isolated on the die for improved noise immunity.

VDDCA

Supply

Input Receiver Power Supply: Power supply for CA0-9, CKE,

, CK, and  input buffers.

VREFDQ, VREFCA

Supply

Reference Voltage: VREFDQ is reference for DQ input buffers. VREFCA is reference for Command /

Address input buffers.

VSS

Supply

Ground

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g., /CK = CK# =

 = CKb,

/DQS = DQS# =

 = DQSb, /CS = CS# =  = CSb.

NM1282KSLAXAL 데이터시트(PDF) 8 Page - Nanya Technology Corporation.

NM1282KSLAXAL 데이터시트(HTML) 8 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL