| 전자부품 데이터시트 검색엔진 |
|
NM1282KSLAXAL 데이터시트(PDF) 113 Page - Nanya Technology Corporation. |
|
|
|||||||||||||||||||||||||||||
NM1282KSLAXAL 데이터시트(HTML) 113 Page - Nanya Technology Corporation. |
|
113 / 120 page ![]() Version 1.3 113 Nanya Technology Corp. 06/2018 All Rights Reserved. © 2Gb SLC NAND + 2Gb LPDDR2 NM1282KSLAXAL NTC Proprietary Level: Property MR10_Calibration (MA<7:0> = 0AH) MR# MA <7:0> Function Access OP7 OP6 OP5 OP4 OP3 OP2 OP1 OP0 10 0AH IO Calibration W Calibration Code OP<7:0> Calibration Code Write-only 0Xff: Calibration command after initialization 0Xab: Long calibration 0x56: Short calibration 0Xc3: ZQ Reset All others: Reserved Notes: 1. Host processor shall not write MR10 with “Reserved” values. 2. LPDDR2 devices shall ignore calibration command, when a “Reserved” values is written into MR10. 3. See AC timing table for the calibration latency. 4. If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see “MRW ZQ Calibration Command”) or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device. Devices that do not support calibration ignore the ZQ calibration command. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |