56F8167 datasheet(37/184 Pages) FREESCALE

37 / 184 page

Signal Pins

56F8367 Technical Data, Rev. 7.0

Freescale Semiconductor

Preliminary

TD0

(GPIOE10)

129

B10

Schmitt

Input/

Output

Schmitt

Input/

Output

Input,

pull-up

enabled

TD0 - 3— Timer D, Channels 0, 1, 2 and 3

Port E GPIO — These GPIO pins can be individually

programmed as input or output pins.

At reset, these pins default to Timer functionality.

To deactivate the internal pull-up resistor, clear the appropriate bit

of the GPIOE_PUR register. See Part 6.5.6 for details.

TD1

(GPIOE11)

130

A10

TD2

(GPIOE12)

131

D10

TD3

(GPIOE13)

132

E10

IRQA

Schmitt

Input

Input,

pull-up

enabled

External Interrupt Request A and B — The IRQA and IRQB

inputs are asynchronous external interrupt requests during Stop

and Wait mode operation. During other operating modes, they are

synchronized external interrupt requests, which indicate an

external device is requesting service. They can be programmed to

be level-sensitive or negative-edge triggered.

To deactivate the internal pull-up resistor, set the IRQ bit in the

SIM_PUDR register. See Part 6.5.6 for details.

IRQB

RESET

J14

Schmitt

Input

Input,

pull-up

enabled

Reset — This input is a direct hardware reset on the processor.

When RESET is asserted low, the device is initialized and placed

in the reset state. A Schmitt trigger input is used for noise

immunity. When the RESET pin is deasserted, the initial chip

operating mode is latched from the EXTBOOT pin. The internal

reset signal will be deasserted synchronous with the internal

clocks after a fixed number of internal clocks.

To ensure complete hardware reset, RESET and TRST should be

asserted together. The only exception occurs in a debugging

environment when a hardware device reset is required and the

JTAG/EOnCE module must not be reset. In this case, assert

RESET but do not assert TRST.

Note: The internal Power-On Reset will assert on initial power-up.

To deactivate the internal pull-up resistor, set the RESET bit in the

SIM_PUDR register. See Part 6.5.6 for details.

RSTO

J13

Output

Reset Output — This output reflects the internal reset state of the

chip.

Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA

Signal

Name

No.

Ball No.

Type

State

During

Reset

Signal Description

56F8167 데이터시트(PDF) 37 Page - Freescale Semiconductor, Inc

56F8167 데이터시트(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL