56F8167 datasheet(44/184 Pages) FREESCALE

44 / 184 page

56F8367 Technical Data, Rev. 7.0

Freescale Semiconductor

Preliminary

The location of the vector table is determined by the Vector Base Address (VBA) register. Please see Part

5.6.11 for the reset value of the VBA.

In some configurations, the reset address and COP reset address will correspond to vector 0 and 1 of the

interrupt vector table. In these instances, the first two locations in the vector table must contain branch or

JMP instructions. All other entries must contain JSR instructions.

Note: PWMA, FlexCAN, Quadrature Decoder 1, and Quad Timers B and D are NOT available on the

56F8167 device.

Table 4-5 Interrupt Vector Table Contents1

Peripheral

Vector

Number

Priority

Level

Vector Base

Address +

Interrupt Function

Reserved for Reset Overlay2

Reserved for COP Reset Overlay2

core

P:$04

Illegal Instruction

core

P:$06

SW Interrupt 3

core

P:$08

HW Stack Overflow

core

P:$0A

Misaligned Long Word Access

core

1-3

P:$0C

OnCE Step Counter

core

1-3

P:$0E

OnCE Breakpoint Unit 0

Reserved

core

1-3

P:$12

OnCE Trace Buffer

core

1-3

P:$14

OnCE Transmit Register Empty

core

1-3

P:$16

OnCE Receive Register Full

Reserved

core

P:$1C

SW Interrupt 2

core

P:$1E

SW Interrupt 1

core

P:$20

SW Interrupt 0

core

0-2

P:$22

IRQA

core

0-2

P:$24

IRQB

Reserved

LVI

0-2

P:$28

Low-Voltage Detector (power sense)

PLL

0-2

P:$2A

PLL

0-2

P:$2C

FM Access Error Interrupt

0-2

P:$2E

FM Command Complete

0-2

P:$30

FM Command, data and address Buffers Empty

Reserved

56F8167 데이터시트(PDF) 44 Page - Freescale Semiconductor, Inc

56F8167 데이터시트(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL