전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS7620 데이터시트(PDF) 8 Page - Cirrus Logic

부품명 CS7620
상세설명  CCD IMAGER ANALOG PROCESSOR
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS7620 데이터시트(HTML) 8 Page - Cirrus Logic

Back Button CS7620 Datasheet HTML 4Page - Cirrus Logic CS7620 Datasheet HTML 5Page - Cirrus Logic CS7620 Datasheet HTML 6Page - Cirrus Logic CS7620 Datasheet HTML 7Page - Cirrus Logic CS7620 Datasheet HTML 8Page - Cirrus Logic CS7620 Datasheet HTML 9Page - Cirrus Logic CS7620 Datasheet HTML 10Page - Cirrus Logic CS7620 Datasheet HTML 11Page - Cirrus Logic CS7620 Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 70 page
background image
CS7620
8
DS301PP2
2 GENERAL DESCRIPTION
The CS7620 forms the heart of a four chip digital
CCD Camera. The four chips include the CCD im-
ager, the CS7620 CCD digitizer, a vertical drive in-
terface chip and a backend DSP chip to further
process the digital data (see Figure 4.) The CS7620
has a built-in timing generator which works with
imagers from IBM and Polaroid. If other CCDs are
used, the internal timing generator can be bypassed
and replaced by an external device, which outputs
the appropriate timing signals.
The patented DRX technology allows the CS7620
to output data with 13-bit dynamic range, and at the
same time reducing the power consumption to a 10-
bit equivalent A/D converter.
The digitized output is either available in 13-bits,
12-bits or 10-bits. The 10-bit output is created by
companding the 13-bit A/D output to 10-bits. The
companding curve consists of 4 linear segments,
where each slope and each start point is user pro-
grammable. Two output control signals and one
output clock provide synchronization with the out-
put data.
A block diagram of the CS7620 chip is shown in
Figure 5.
CCD
Vertical Drive
DC-DC converter
Backend
DSP
LCD Panel
Video Output
+5 V
+5 V to -5 V
CDS/ADC
Timing
Control
CS7620
Figure 4. Digital Camera Block Diagram
AIN
RG
H1
H2
H3
H4
CLOCK_IN
BYPASS_PLL
DIAG[1:0]
DAC_OUT1
DAC_OUT2
SEN
SDATI SDATO SCLK
V1 V2 V3 V4 S1 S2 S3 S4
RD_OUT
HSYNC
EXPOSE
LINE_ENA
BG_RES
REF_CAPN
REF_CAPP
TEST
RST
PWR_DN
SCAN_MODE
CLAMP
CLKO
DOUT[12:0]
(up to 3 may be unused)
GND[5]
VDD[5]
Σ
CDS/VGA
A/D
Gain
Adjust
13 to 10-bit
Compander
M
U
X
Black
Level
Analog
Clock
Generator
PLL
DAC1
DAC2
Serial Interface
Timing
Generator
Reference
1 µF
10 k
Ω
Figure 5. CS7620 Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com