전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS7620 데이터시트(PDF) 32 Page - Cirrus Logic

부품명 CS7620
상세설명  CCD IMAGER ANALOG PROCESSOR
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS7620 데이터시트(HTML) 32 Page - Cirrus Logic

Back Button CS7620 Datasheet HTML 28Page - Cirrus Logic CS7620 Datasheet HTML 29Page - Cirrus Logic CS7620 Datasheet HTML 30Page - Cirrus Logic CS7620 Datasheet HTML 31Page - Cirrus Logic CS7620 Datasheet HTML 32Page - Cirrus Logic CS7620 Datasheet HTML 33Page - Cirrus Logic CS7620 Datasheet HTML 34Page - Cirrus Logic CS7620 Datasheet HTML 35Page - Cirrus Logic CS7620 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 70 page
background image
CS7620
32
DS301PP2
4.6
Black Level Control - Accumulator (LSB)
Default = 00h; Read/Write (address 0Dh)
4.7
Black Level Control - Accumulator (MSB)
Default = 01h; Read/Write (address 0Eh).
fs_lvl
Full Scale Voltage
00
0.53 V
01
1.07 V
1X
1.60 V
Table 9. Full Scale Level Choices
Bit Number
765432
10
Bit Name
accumulator7 accumulator6 accumulator5 accumulator4 accumulator3 accumulator2 accumulator1 accumulator0
Default
0
0000000
Bit
Mnemonic
Function
7
accumulator7
Black Level Accumulator: See Description of register 0Eh.
6
accumulator6
5
accumulator5
4
accumulator4
3
accumulator3
2
accumulator2
1
accumulator1
0
accumulator0
Bit Number
765432
10
Bit Name
Reserved
accumulator8
Default
----
---
1
Bit
Mnemonic
Function
7:1
-
Reserved
0
accumulator8
Black Level Accumulator: The black level accumulator is a 9 bit number rep-
resenting an amount of offset added to the input of the CDS circuit. The black
level loop alters the black level accumulator value to make the output of the
ADC settle to code 64 during black pixels. If desired the black loop may be
disabled and written to manually to add any desired amount of offset. There
is a total of ~100 mV of offset range if the offset range register setting is set to
1 or ~50 mV when this register setting is set to “0”. This offset range is used
to correct for CCD offsets plus internal offsets generated in the analog path of
this chip. The offset range before subtracting the internal offsets is as shown
in Table 10 below with the worst case internal offsets being ±17 mV.
Offset Range (Reg
06h bit 0)
Max Offset Blk Acc=511
Min Offset Blk Acc=0
Accumulator LSB Size
1
~30 mV
~-72 mV
~0.2 mV
0
~11 mV
~-40 mV
~0.1 mV
Table 10. Offset Range



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com