 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM8S 데이터시트(PDF) 99 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S 데이터시트(HTML) 99 Page - STMicroelectronics |
|
|
99 / 467 page  DocID14587 Rev 14 99/467 RM0016 Clock control (CLK) 104 9.9.11 HSI clock calibration trimming register (CLK_HSITRIMR) Address offset: 0x0C Reset value: 0x00 9.9.12 SWIM clock control register (CLK_SWIMCCR) Address offset: 0x0D Reset value: 0bXXXX XXX0 7 654 3210 Reserved HSITRIM[3:0] rrw rw rw rw Bits 7:4 Reserved, must be kept cleared. Bits 3:0 HSITRIM[3:0] HSI trimming value These bits are written by software to fine tune the HSI calibration. Note: In high density STM8S and STM8AF devices, only bits 2:0 are available. In other devices, bits 3:0 are available to achieve a better HSI resolution. Compatibility with bits 2:0 can be selected through options bytes (refer to datasheet). 7 654 3210 Reserved SWIMCLK r rw Bits 7:1 Reserved. Bit 0 SWIMCLK SWIM clock divider This bit is set and cleared by software. 0: SWIM clock divided by 2 1: SWIM clock not divided by 2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
