STM8S datasheet(388/467 Pages) STMICROELECTRONICS

388 / 467 page

Controller area network (beCAN)

RM0016

388/467

DocID14587 Rev 14

If the application does not release the mailbox, the next valid message will be stored in the

FIFO which enters pending_2 state (FMP[1:0] = 0b10). The storage process is repeated for

the next valid message putting the FIFO into pending_3 state (FMP[1:0] = 0b11). At this

point, the software must release the output mailbox by setting the RFOM bit, so that a

mailbox is free to store the next valid message. Otherwise the next valid message received

will cause a loss of message.

Refer also to Section 23.6.4: Message storage.

Overrun

Once the FIFO is in pending_3 state (i.e. the three mailboxes are full) the next valid

message reception will lead to an overrun and a message will be lost. The hardware

signals the overrun condition by setting the FOVR bit in the CAN_RFR register. Which

message is lost depends on the configuration of the FIFO:

–

If the FIFO lock function is disabled (RFLM bit in the CAN_MCR register cleared)

the last message stored in the FIFO will be overwritten by the new incoming

message. As a result, the last message is always available to the application.

Note:

The previously received messages will stay in their positions in the FIFO, only the last one

will be overwritten.

–

If the FIFO lock function is enabled (RFLM bit in the CAN_MCR register set) the

most recent message will be discarded and the software will have the three oldest

messages in the FIFO available.

Reception related interrupts

On the storage of the first message in the FIFO - FMP[1:0] bits change from 0b00 to 0b01 -

an interrupt is generated if the FMPIE bit in the CAN_IER register is set.

When the FIFO becomes full (i.e. a third message is stored) the FULL bit in the CAN_RFR

On overrun condition, the FOVR bit is set and an interrupt is generated if the FOVIE bit in

the CAN_IER register is set.

23.6.3

Identifier filtering

In the CAN protocol the identifier of a message is not associated with the address of a node

but related to the content of the message. Consequently a transmitter broadcasts its

message to all receivers. On message reception a receiver node decides - depending on

the identifier value - whether the software needs the message or not. If the message is

needed, it is copied into the RAM. If not, the message must be discarded without

intervention by the software.

To fulfil this requirement, the beCAN Controller provides 6 configurable and scalable filter

banks (5:0) in order to receive only the messages the software needs. This hardware

filtering saves CPU resources which would be otherwise needed to perform filtering by

software. Each filter bank x consists of eight 8-bit registers, CAN_FxR[8:1].

STM8S 데이터시트(PDF) 388 Page - STMicroelectronics

STM8S 데이터시트(HTML) 388 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL