전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XRT83SL34 데이터시트(PDF) 36 Page - Exar Corporation

부품명 XRT83SL34
상세설명  QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EXAR [Exar Corporation]
홈페이지  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SL34 데이터시트(HTML) 36 Page - Exar Corporation

Back Button XRT83SL34 Datasheet HTML 32Page - Exar Corporation XRT83SL34 Datasheet HTML 33Page - Exar Corporation XRT83SL34 Datasheet HTML 34Page - Exar Corporation XRT83SL34 Datasheet HTML 35Page - Exar Corporation XRT83SL34 Datasheet HTML 36Page - Exar Corporation XRT83SL34 Datasheet HTML 37Page - Exar Corporation XRT83SL34 Datasheet HTML 38Page - Exar Corporation XRT83SL34 Datasheet HTML 39Page - Exar Corporation XRT83SL34 Datasheet HTML 40Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 80 page
background image
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.8
PRELIMINARY
33
N+1 REDUNDANCY
N+1 redundancy has one backup card for N primary cards. Due to impedance mismatch and signal contention,
external relays are necessary when using this redundancy scheme. The advantage of relays is that they create
complete isolation between the primary cards and the backup card. This allows all transmitters and receivers
on the primary cards to be configured in internal impedance mode, providing one bill of materials for all
interface modes of operation. The transmit and receive sections of the XRT83SL34 are described separately.
TRANSMIT
For N+1 redundancy, the transmitters on all cards should be programmed for internal impedance mode
providing one bill of materials for T1/E1/J1. The transmitters on the backup card do not have to be tri-stated. To
swap the primary card, close the desired relays, and tri-state the transmitters on the failed primary card. A
0.68
µF capacitor is used in series with TTIP for blocking DC bias. See Figure 16 for a simplified block diagram
of the transmit section for an N+1 redundancy scheme.
NOTE: For simplification, the over voltage protection circuitry was omitted.
FIGURE 16. SIMPLIFIED BLOCK DIAGRAM - TRANSMIT SECTION FOR N+1 REDUNDANCY
B a ckp lane In te rface
P rim ary C a rd
X R T 83S L3 4
Tx
Line In te rface C a rd
0.68
µF
T 1 /E 1 Line
P rim ary C a rd
X R T 83S L3 4
Tx
P rim ary C a rd
X R T 83S L3 4
Tx
B a ckup C a rd
X R T 83S L3 4
Tx
T 1 /E 1 Line
T 1 /E 1 Line
T xT S EL =1 , In te rn a l
T xT S EL =1 , In te rn a l
T xT S EL =1 , In te rn a l
T xT S EL =1 , In te rn a l
1:2 or 1:2.45
0.68
µF
0.68
µF
0.68
µF
1:2 or 1:2.45
1:2 or 1:2.45



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com