전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

XRT83SL34 데이터시트(PDF) 56 Page - Exar Corporation

부품명 XRT83SL34
상세설명  QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  EXAR [Exar Corporation]
홈페이지  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SL34 데이터시트(HTML) 56 Page - Exar Corporation

Back Button XRT83SL34 Datasheet HTML 52Page - Exar Corporation XRT83SL34 Datasheet HTML 53Page - Exar Corporation XRT83SL34 Datasheet HTML 54Page - Exar Corporation XRT83SL34 Datasheet HTML 55Page - Exar Corporation XRT83SL34 Datasheet HTML 56Page - Exar Corporation XRT83SL34 Datasheet HTML 57Page - Exar Corporation XRT83SL34 Datasheet HTML 58Page - Exar Corporation XRT83SL34 Datasheet HTML 59Page - Exar Corporation XRT83SL34 Datasheet HTML 60Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 80 page
background image
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.8
PRELIMINARY
53
TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION
REGISTER ADDRESS
0000101
0010101
0100101
0110101
CHANNEL_n
CHANNEL_0
CHANNEL_1
CHANNEL_2
CHANNEL_3
FUNCTION
REGISTER
TYPE
RESET
VALUE
BIT #NAME
D7
Reserved
RO
0
D6
DMO_n
Driver Monitor Output: This bit is set to a “1” to indicate
transmit driver failure is detected. The value of this bit is based
on the current status of DMO for the corresponding channel. If
the DMOIE bit is enabled, any transition on this bit will gener-
ate an Interrupt.
RO
0
D5
FLS_n
FiFO Limit Status: This bit is set to a “1” to indicate that the jit-
ter attenuator read/write FIFO pointers are within +/- 3 bits. If
the FLSIE bit is enabled, any transition on this bit will generate
an Interrupt.
RO
0
D4
LCV_n
Line Code Violation: This bit is set to a “1” to indicate that the
receiver of channel n is currently detecting a Line Code Viola-
tion or an excessive number of zeros in the B8ZS or HDB3
modes. If the LCVIE bit is enabled, any transition on this bit will
generate an Interrupt.
RO
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com