전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9546/PCBZ 데이터시트(PDF) 201 Page - Analog Devices

부품명 AD9546/PCBZ
상세설명  Dual DPLL Digitized Clock Synchronizer
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9546/PCBZ 데이터시트(HTML) 201 Page - Analog Devices

Back Button AD9546/PCBZ Datasheet HTML 197Page - Analog Devices AD9546/PCBZ Datasheet HTML 198Page - Analog Devices AD9546/PCBZ Datasheet HTML 199Page - Analog Devices AD9546/PCBZ Datasheet HTML 200Page - Analog Devices AD9546/PCBZ Datasheet HTML 201Page - Analog Devices AD9546/PCBZ Datasheet HTML 202Page - Analog Devices AD9546/PCBZ Datasheet HTML 203Page - Analog Devices AD9546/PCBZ Datasheet HTML 204Page - Analog Devices AD9546/PCBZ Datasheet HTML 205Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 201 / 205 page
background image
Data Sheet
AD9546
Rev. 0 | Page 201 of 205
CSB
SCLK
SDIO
SDO
REGISTER (N) DATA
16-BIT INSTRUCTION HEADER
REGISTER (N – 1) DATA
REGISTER (N – 2) DATA
REGISTER (N – 3) DATA
A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
DON'T CARE
DON'T CARE
DON'T CARE
DON'T
CARE
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
Figure 136. Serial Control Port Read—MSB First, Address Decrement, Four Bytes of Data
tS
DON'T CARE
DON'T CARE
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
D4
D3
D2
D1
D0
DON'T CARE
DON'T CARE
R/W
tDS
tDH
tHIGH
tLOW
tCLK
tC
CSB
SCLK
SDIO
Figure 137. Timing Diagram for Serial Control Port Write—MSB First
DATA BIT N – 1
DATA BIT N
CSB
SCLK
SDIO
SDO
tDV
Figure 138. Timing Diagram for Serial Control Port Register Read—MSB First
CSB
SCLK DON'T CARE
DON'T CARE
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N + 1) DATA
SDIO
DON'T CARE
DON'T CARE
A0 A1
A2
A3
A4
A5
A6
A7
A8
A9 A10 A11 A12
D1
D0
R/W
A14
A13
D2
D3
D4
D5 D6
D7
D0
D1
D2
D3
D4
D5
D6
D7
Figure 139. Serial Control Port Write—LSB First, Address Increment, Two Bytes of Data
CSB
SCLK
SDIO
tHIGH
tLOW
tCLK
tS
tDS
tDH
tC
BIT N
BIT N + 1
Figure 140. Serial Control Port Timing—Write
Table 114. Serial Control Port Timing
Parameter
Description
tDS
Setup time between data and the rising edge of SCLK
tDH
Hold time between data and the rising edge of SCLK
tCLK
Period of the clock
tS
Setup time between the CSB falling edge and the SCLK rising edge (start of the communication cycle)
tC
Setup time between the SCLK rising edge and CSB rising edge (end of the communication cycle)
tHIGH
Minimum period that SCLK is in a logic high state
tLOW
Minimum period that SCLK is in a logic low state
tDV
SCLK to valid SDIO (see Figure 138)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com