PRT2011CVL5A datasheet(55/112 Pages) NXP

55 / 112 page

Electrical Characteristics

i.MX RT1064 Crossover Processors Data Sheet for Consumer Products, Rev. 2, 08/2020

NXP Semiconductors

4.6.1.0.2

Ungated clock mode timing

Figure 29 shows the ungated clock mode timings of CSI, and Table 48 describes the timing parameters

(P1–P6) that are shown in the figure. In ungated mode the CSI_VSYNC and CSI_PIXCLK signals are

used, and the CSI_HSYNC signal is ignored.

Figure 29. CSI ungated clock mode—sensor data at falling edge, latch data at rising edge

The CSI enables the chip to connect directly to external CMOS image sensors, which are classified as

dumb or smart as follows:

•

Dumb sensors only support traditional sensor timing (vertical sync (VSYNC) and horizontal sync

(HSYNC)) and output-only Bayer and statistics data.

•

Smart sensors support CCIR656 video decoder formats and perform additional processing of the

image (for example, image compression, image pre-filtering, and various data output formats).

Table 48. CSI ungated clock mode timing parameters

Parameter

Symbol

Min.

Max.

Units

CSI_VSYNC to pixel clock time

tVSYNC

33.5

—

CSI DATA setup time

tDsu

—

CSI DATA hold time

tDh

—

CSI pixel clock high time

tCLKh

3.75

—

CSI pixel clock low time

tCLKl

3.75

—

CSI pixel clock frequency

fCLK

—

MHz

CSI_PIXCLK

CSI_VSYNC

CSI_DATA[23:00]

PRT2011CVL5A 데이터시트(PDF) 55 Page - NXP Semiconductors

PRT2011CVL5A 데이터시트(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL