STM32H723VG datasheet(36/227 Pages) STMICROELECTRONICS

36 / 227 page

Functional overview

STM32H723xE/G

36/227

DS13313 Rev 2

3.26

Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with 4 digital filters modules and 8 external input serial

channels (transceivers) or alternately 8 internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external Σ∆ modulators to

microcontroller and then to perform digital filtering of the received data streams (which

represent analog value on Σ∆ modulators inputs). DFSDM can also interface PDM (Pulse

Density Modulation) microphones and perform PDM to PCM conversion and filtering in

hardware. DFSDM features optional parallel data stream inputs from internal ADC

peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various Σ∆

modulators). DFSDM digital filter modules perform digital processing according user

selected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

•

8 multiplexed input digital serial channels:

–

configurable SPI interface to connect various SD modulator(s)

–

configurable Manchester coded 1 wire interface support

–

PDM (Pulse Density Modulation) microphone input support

–

maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)

–

clock output for SD modulator(s): 0..20 MHz

•

alternative inputs from 8 internal digital parallel channels (up to 16 bit input resolution):

–

internal sources: ADC data or memory data streams (DMA)

•

4 digital filter modules with adjustable digital signal processing:

–Sincx filter: filter order/type (1..5), oversampling ratio (up to 1..1024)

–

integrator: oversampling ratio (1..256)

•

up to 24-bit output data resolution, signed output data format

•

automatic data offset correction (offset stored in register by user)

•

continuous or single conversion

•

start-of-conversion triggered by:

–

software trigger

–

internal timers

–

external events

–

start-of-conversion synchronously with first digital filter module (DFSDM0)

•

analog watchdog feature:

–

low value and high value data threshold registers

–

dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32)

–

input from final output data or from selected input digital serial channels

–

continuous monitoring independently from standard conversion

•

short circuit detector to detect saturated analog input values (bottom and top range):

–

up to 8-bit counter to detect 1..256 consecutive 0’s or 1’s on serial data stream

–

monitoring continuously each input serial channel

•

break signal generation on analog watchdog event or on short circuit detector event

STM32H723VG 데이터시트(PDF) 36 Page - STMicroelectronics

STM32H723VG 데이터시트(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL