STM32H723VG datasheet(38/227 Pages) STMICROELECTRONICS

38 / 227 page

Functional overview

STM32H723xE/G

38/227

DS13313 Rev 2

3.27

Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS

sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera

interface can achieve a data transfer rate up to 140 Mbyte/s using a 80 MHz pixel clock. It

features:

•

Programmable polarity for the input pixel clock and synchronization signals

•

Parallel data communication can be 8-, 10-, 12- or 14-bit

•

Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2

progressive video, RGB 565 progressive video or compressed data (like JPEG)

•

Supports Continuous mode or Snapshot (a single frame) mode

•

Capability to automatically crop the image

3.28

PSSI

The PSSI is a generic synchronous 8-/16-bit parallel data input/output slave interface. It

allows the transmitter to send a data valid signal to indicate when the data is valid, and the

receiver to output a flow control signal to indicate when it is ready to sample the data.

The main PSSI features are:

•

Slave mode operation

•

8- or 16-bit parallel data input or output

•

8-word (32-byte) FIFO

•

Data enable (DE) alternate function input and Ready (RDY) alternate function output.

When enabled, these signals can either allow the transmitter to indicate when the data is

valid or, the receiver to indicate when it is ready to sample the data, or both.

The PSSI shares most of its circuitry with the digital camera interface (DCMI). It therefore

cannot be used simultaneously with the DCMI.

3.29

LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue)

and delivers all signals to interface directly to a broad range of LCD and TFT panels up to

XGA (1024 x 768) resolution with the following features:

•

2 display layers with dedicated FIFO (64x64-bit)

•

Color Look-Up table (CLUT) up to 256 colors (256x24-bit) per layer

•

Up to 8 input color formats selectable per layer

•

Flexible blending between two layers using alpha value (per pixel or constant)

•

Flexible programmable parameters for each layer

•

Color keying (transparency color)

•

Up to 4 programmable interrupt events

•

AXI master interface with burst of 16 words

STM32H723VG 데이터시트(PDF) 38 Page - STMicroelectronics

STM32H723VG 데이터시트(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL