ADC3641 datasheet(35/77 Pages) TI

부품명	ADC3641

상세설명	ADC364x 14-bit, 10-MSPS to 65-MSPS, Low-Noise, Low Power Dual Channel ADC

PDF	77 Pages

Scroll/Zoom	100%

제조업체	TI [Texas Instruments]

홈페이지	http://www.ti.com

Logo

35 / 77 page

8.3.4.6 Output Formatting with Decimation

8.3.4.6.1 Parallel CMOS

In parallel CMOS mode, the ADC364x device only supports real output with DDR CMOS interface as shown in

Figure 8-35 (real decimation). Here the output format is selected to 14-bit since the parallel output bus only

supports up to 14-bit.

DCLK

DB6

(MSB)

DB0

DA6

(MSB)

DA0

DCLK

DDR CMOS

ChA/B:

DA0..DB0

D13

Figure 8-35. Output Data Format in Real Decimation

Table 8-4 illustrates the output interface data rate along with the corresponding DCLK frequency based on real

decimation setting (M).

Furthermore the table shows an actual lane rate example with complex decimation by 4.

Table 8-4. Parallel CMOS Data Rate Examples with Decimation

REAL/COMPLEX

DECIMATION

SETTING

ADC SAMPLING RATE

DDR CMOS

DCLK

DOUT

Real

DDR

FS / M

FS x 2 / M

65 MHz

DDR

16.25 MHz

32.5 MHz

www.ti.com

ADC3643

SBAS886 – OCTOBER 2020

Submit Document Feedback

Product Folder Links: ADC3643

ADC3641 데이터시트(PDF) 35 Page - Texas Instruments

ADC3641 데이터시트(HTML) 35 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL