| 전자부품 데이터시트 검색엔진 |
|
ADC3641 데이터시트(PDF) 61 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC3641 데이터시트(HTML) 61 Page - Texas Instruments |
|
61 / 77 page ![]() 9 Application and Implementation Note Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 9.1 Typical Application A spectrum analyzer is a typical frequency domain application for the ADC364x and its front end circuitry is very similar to several other systems such as software defined radio (SDR), radar or communications. Some applications require frequency coverage including DC or near DC (e.g. sonar) so it’s included in this example. Control AIN CLK VREF ADC ADC 0.95V VCM DB0..6 DCLK DA0..6 Dig I/F FPGA 1.2V REF REFBUF 10 k 0.6V Device Clock AMP CVCM N NCO N NCO Low Pass Filter 33 10 180nH 33 10 180nH 100 pF Glitch Filter AMP Low Pass Filter 33 10 180nH 33 10 180nH 100 pF Glitch Filter BIN 10 uF Figure 9-1. Typical configuration for a spectrum analyzer with DC support 9.1.1 Design Requirements Frequency domain applications cover a wide range of frequencies from low input frequencies at or near DC in the 1st Nyquist zone to undersampling in higher Nyquist zones. If very low input frequency is supported then the input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA). If low frequency support is not needed then AC coupling and use of a balun may be more suitable. The internal reference is used since DC precision is not needed. However the ADC AC performance is highly dependent on the quality of the external clock source. If in-band interferers can be present then the ADC SFDR performance will be a key care about as well. A higher ADC sampling rate is desirable in order to relax the external anti-aliasing filter – an internal decimation filter can be used to reduce the digital output rate afterwards. Table 9-1. Design key care-abouts FEATURE DESCRIPTION Signal Bandwidth DC to 20 MHz Input Driver Single ended to differential signal conversion and DC coupling Clock Source External clock with low jitter www.ti.com ADC3643 SBAS886 – OCTOBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 61 Product Folder Links: ADC3643 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |