Z8F082ASH020SC datasheet(84/244 Pages) ZILOG

84 / 244 page

PS024705-0405

P R E L I M I N A R Y

Timers

Z8 Encore! XP® F08xA Series

Product Specification

6. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing

to the relevant interrupt registers.

7. Configure the associated GPIO port pin for the Timer Output and Timer Output

Complement alternate functions. The Timer Output Complement function is shared

with the Timer Input function for both timers. Setting the timer mode to Dual PWM

automatically switches the function from Timer In to Timer Out Complement.

8. Write to the Timer Control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte

registers, the ONE-SHOT mode equation determines the first PWM time-out period.

If TPOL is set to 0, the ratio of the PWM output High time to the total period is repre-

sented by:

If TPOL is set to 1, the ratio of the PWM output High time to the total period is repre-

sented by:

CAPTURE Mode

In CAPTURE mode, the current timer count value is recorded when the appropriate exter-

nal Timer Input transition occurs. The Capture count value is written to the Timer PWM

High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the

Timer Control register determines if the Capture occurs on a rising edge or a falling edge

of the Timer Input signal. When the Capture event occurs, an interrupt is generated and the

timer continues counting. The INPCAP bit in TxCTL1 register is set to indicate the timer

interrupt is because of an input capture event.

The timer continues counting up to the 16-bit Reload value stored in the Timer Reload

High and Low Byte registers. Upon reaching the Reload value, the timer generates an

interrupt and continues counting. The INPCAP bit in TxCTL1 register clears indicating

the timer interrupt is not because of an input capture event.

The steps for configuring a timer for CAPTURE mode and initiating the count are as fol-

lows:

PWM Period (s)

Reload Value Prescale

System Clock Frequency (Hz)

----------------------------------------------------------------------------

PWM Output High Time Ratio (%)

Reload Value

PWM Value

–

Reload Value

------------------------------------------------------------------------ 100

PWM Output High Time Ratio (%)

PWM Value

Reload Value

---------------------------------- 100

Z8F082ASH020SC 데이터시트(PDF) 84 Page - Zilog, Inc.

Z8F082ASH020SC 데이터시트(HTML) 84 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL