전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Z8F082ASH020SC 데이터시트(PDF) 124 Page - Zilog, Inc.

부품명 Z8F082ASH020SC
상세설명  Z8 Encore XP-R F08xA Series with eXtended Peripherals
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZILOG [Zilog, Inc.]
홈페이지  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F082ASH020SC 데이터시트(HTML) 124 Page - Zilog, Inc.

Back Button Z8F082ASH020SC Datasheet HTML 120Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 121Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 122Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 123Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 124Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 125Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 126Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 127Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 128Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 244 page
background image
PS024705-0405
P R E L I M I N A R Y
Infrared Encoder/Decoder
Z8 Encore! XP® F08xA Series
Product Specification
106
Receiving IrDA Data
Data received from the infrared transceiver using the IR_RXD signal through the RXD pin
is decoded by the Infrared Endec and passed to the UART. The UART’s baud rate clock is
used by the Infrared Endec to generate the demodulated signal (RXD) that drives the
UART. Each UART/Infrared data bit is 16-clocks wide. Figure 17 illustrates data recep-
tion. When the Infrared Endec is enabled, the UART’s RXD signal is internal to the Z8
Encore! XP® F08xA Series products while the IR_RXD signal is received through the
RXD pin.
Figure 17.IrDA Data Reception
Infrared Data Reception
The system clock frequency must be at least 1.0MHz to ensure proper reception of the
1.4
µs minimum width pulses allowed by the IrDA standard.
Endec Receiver Synchronization
The IrDA receiver uses a local baud rate clock counter (0 to 15 clock periods) to generate
an input stream for the UART and to create a sampling window for detection of incoming
pulses. The generated UART input (UART RXD) is delayed by 8 baud rate clock periods
with respect to the incoming IrDA data stream. When a falling edge in the input data
stream is detected, the Endec counter is reset. When the count reaches a value of 8, the
UART RXD value is updated to reflect the value of the decoded data. When the count
reaches 12 baud clock periods, the sampling window for the next incoming pulse opens.
The window remains open until the count again reaches 8 (in other words, 24 baud clock
periods since the previous pulse was detected), giving the Endec a sampling window of
Baud Rate
UART’s
IR_RXD
16 clock
period
Start Bit = 0
Data Bit 0 = 1
Data Bit 1 = 0
Data Bit 2 = 1
Data Bit 3 = 1
8 clock
delay
Clock
RXD
16 clock
period
16 clock
period
16 clock
period
16 clock
period
Start Bit = 0
Data Bit 0 = 1
Data Bit 1 = 0
Data Bit 2 = 1
Data Bit 3 = 1
min. 1.4
µs
pulse
Caution:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com