Z8F082ASH020SC datasheet(176/244 Pages) ZILOG

176 / 244 page

PS024705-0405

P R E L I M I N A R Y

On-Chip Debugger

Z8 Encore! XP® F08xA Series

Product Specification

158

On-Chip Debugger Control Register Definitions

OCD Control Register

The OCD Control register controls the state of the On-Chip Debugger. This register is

used to enter or exit DEBUG mode and to enable the BRK instruction. It can also reset the

Z8 Encore! XP® F08xA Series device.

A reset and stop function can be achieved by writing 81H to this register. A reset and go

function can be achieved by writing 41H to this register. If the device is in DEBUG mode,

a run function can be implemented by writing 40H to this register.

DBGMODE—Debug Mode

The device enters DEBUG mode when this bit is 1. When in DEBUG mode, the eZ8 CPU

stops fetching new instructions. Clearing this bit causes the eZ8 CPU to restart. This bit is

automatically set when a BRK instruction is decoded and Breakpoints are enabled. If the

Flash Read Protect Option Bit is enabled, this bit can only be cleared by resetting the

device. It cannot be written to 0.

0 = The Z8 Encore! XP® F08xA Series device is operating in NORMAL mode.

1 = The Z8 Encore! XP® F08xA Series device is in DEBUG mode.

BRKEN—Breakpoint Enable

This bit controls the behavior of the BRK instruction (opcode 00H). By default, Break-

points are disabled and the BRK instruction behaves similar to an NOP instruction. If this

bit is 1, when a BRK instruction is decoded, the DBGMODE bit of the OCDCTL register is

automatically set to 1.

0 = Breakpoints are disabled.

1 = Breakpoints are enabled.

DBGACK—Debug Acknowledge

This bit enables the debug acknowledge feature. If this bit is set to 1, the OCD sends a

Debug Acknowledge character (FFH) to the host when a Breakpoint occurs.

0 = Debug Acknowledge is disabled.

1 = Debug Acknowledge is enabled.

Reserved—Must be 0.

RST—Reset

Setting this bit to 1 resets the Z8 Encore! XP® F08xA Series device. The device goes

Table 99. OCD Control Register (OCDCTL)

BITS

FIELD

DBGMODE

BRKEN

DBGACK

Reserved

RST

RESET

000

R/W

RRR

R/W

Z8F082ASH020SC 데이터시트(PDF) 176 Page - Zilog, Inc.

Z8F082ASH020SC 데이터시트(HTML) 176 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL