| 전자부품 데이터시트 검색엔진 |
|
STSPIN32G4TR 데이터시트(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSPIN32G4TR 데이터시트(HTML) 29 Page - STMicroelectronics |
|
29 / 48 page ![]() The full list of digital inputs and outputs is listed below: Table 15. INxL and INxH inputs truth table Signal Type Description Notes INH1 Input High-side 1 driving signal Pull-down INH2 Input High-side 2 driving signal Pull-down INH3 Input High-side 3 driving signal Pull-down INL1 Input Low-side 1 driving signal Pull-down INL2 Input Low-side 2 driving signal Pull-down INL3 Input Low-side 3 driving signal Pull-down WAKE Input Active high for wakeup from standby Pull-down READY Open-drain output Device ready signal Conflict protection nFAULT Open-drain output Fault signal Conflict protection SCL Input I2C clock Pull-up SDA Input and open-drain output I2C data Pull-up Conflict protection All the input lines have an internal pull-down to guarantee the low logic level even if no driving input is present. The open-drain outputs are designed to be protected against driving conflict with the corresponding GPIO of the MCU. If the GPIO is set as push-pull output with high value and the respective open-drain is on, both the GPIO and the open-drain are not damaged by this condition. 5.5.1 Status and clearing faults The device status is reported in the STATUS register. In case of thermal shutdown or VCC undervoltage the device automatically returns operative when failure cause is removed. In case of RESET or VDS monitoring protection triggering, the fault is latched, and the device may return operative in two ways (i.e. clearing fault): 1. Forcing all the driving inputs INxL and INxH low for at least tFAULT,reset. The time counting does not start if inputs were already low before the fault occurrence (refer to Figure 21). 2. Setting all bits of the CLEAR register through the I2C interface. Figure 21. FAULT clearing via input lines FAULT At least one input HIGH to LOW All inputs LOW INxL / INxH FAULT event tFAULT,reset tFAULT,reset < tFAULT,reset As a RESET is done on power-up, a clearing of the faults is required to have the device operative. 5.5.2 READY output The READY open-drain output indicates if the device status does not allow the driving of the external MOSFETs. STSPIN32G4 Control logic DS13630 - Rev 1 page 29/48 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |