| 전자부품 데이터시트 검색엔진 |
|
STM32WLE4JC 데이터시트(PDF) 46 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WLE4JC 데이터시트(HTML) 46 Page - STMicroelectronics |
|
46 / 146 page ![]() Functional overview STM32WLE5/E4xx 46/146 DS13105 Rev 9 • PMBus (power system management protocol) specification rev 1.1 compatibility • independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming (see Figure 8) • wakeup from Stop mode on address match • programmable analog and digital noise filters • 1-byte buffer with DMA capability 3.28 Universal synchronous/asynchronous receiver transmitter (USART/UART) The devices embed two universal synchronous receiver transmitters, USART1 and USART2 (see Table 16 for the implementation details). Each USART provides asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode. Each USART has LIN Master/Slave capability and provides hardware management of the CTS and RTS signals, and RS485 driver enable. The USART is able to communicate at speeds of up to 4 Mbit/s, and also provides Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. The USART supports synchronous operation (SPI mode), and can be used as an SPI master. The USART has a clock domain independent from the CPU clock, allowing the USART to wake up the MCU from Stop mode, using baudrates up to 200 kbaud. The wakeup events from Stop mode are programmable and can be one of the following: • start bit detection • any received data frame • a specific programmed data frame Table 15. I2C implementation I2C features(1) 1. X = supported. I2C1(2) 2. The register content is lost in Stop 2 mode. I2C2(2) I2C3 7-bit addressing mode X X X 10-bit addressing mode X X X Standard-mode (up to 100 Kbit/s) X X X Fast-mode (up to 400 Kbit/s) X X X Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X X Independent clock X X X Wakeup from Stop mode X(3) 3. Wakeup supported from Stop 0 and Stop 1 modes. X(3) X(4) 4. Wakeup supported from Stop 0, Stop 1 and Stop 2 modes. SMBus/PMBus X X X |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |