| 전자부품 데이터시트 검색엔진 |
|
XIO2000 데이터시트(PDF) 110 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
XIO2000 데이터시트(HTML) 110 Page - Texas Instruments |
|
110 / 150 page ![]() PCI Express Extended Configuration Space 98 November 2005 SCPS097B 5.13 Secondary Error Capabilities and Control Register The secondary error capabilities and control register allows the system to monitor and control the secondary advanced error reporting capabilities. See Table 5−11 for a complete description of the register contents. PCI Express extended register offset: 138h Register type: Read-only Default value: 0000 0000h BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 5−11. Secondary Error Capabilities and Control Register Description BIT FIELD NAME ACCESS DESCRIPTION 31:5 RSVD R Reserved. Returns 000 0000 0000 0000 0000 0000 0000b when read. 4:0† SEC_FIRST_ERR RU First error pointer. This 5-bit value reflects the bit position within the secondary uncorrectable error status register (offset 12Ch, see Section 5.10) corresponding to the class of the first error condition that was detected. † These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |