전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MSP430 데이터시트(PDF) 59 Page - Texas Instruments

부품명 MSP430
상세설명  AFEx8101 16-Bit and 14-Bit, Low-Power DACs With Voltage Reference and Diagnostic ADC for 4-mA to 20-mA Loop-Powered Applications
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

MSP430 데이터시트(HTML) 59 Page - Texas Instruments

Back Button MSP430 Datasheet HTML 55Page - Texas Instruments MSP430 Datasheet HTML 56Page - Texas Instruments MSP430 Datasheet HTML 57Page - Texas Instruments MSP430 Datasheet HTML 58Page - Texas Instruments MSP430 Datasheet HTML 59Page - Texas Instruments MSP430 Datasheet HTML 60Page - Texas Instruments MSP430 Datasheet HTML 61Page - Texas Instruments MSP430 Datasheet HTML 62Page - Texas Instruments MSP430 Datasheet HTML 63Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 88 page
background image
7.6.1.11 TRIGGER Register (Offset = Ah) [Reset = 0000h]
Return to the Register Map.
Table 7-22. TRIGGER Register Field Descriptions
Bit
Field
Type
Reset
Description
15-2
RESERVED
R
0h
1
SHADOWLOAD
WSC
0h
Shadowload Trigger
This trigger initiates the loading of the OTP array into the parallel
latches. If an OTP CRC error is detected, assert this trigger to try and
reload the OTP into the memory locations.
0
ADC
WSC
0h
ADC Trigger
In auto mode, this bit enables or disables the conversions. Manually
set 1 (enable) and 0 (disable). In direct mode, setting this bit starts a
conversion sequence. The bit is cleared at the end of the sequence.
To stop a sequence prematurely, manually clear this bit.
7.6.1.12 SPECIAL_CFG Register (Offset = Bh) [Reset = 0000h]
Return to the Register Map.
Table 7-23. SPECIAL_CFG Register Field Descriptions
Bit
Field
Type
Reset
Description
15-3
RESERVED
R
0h
2
OTP_LOAD_SW_RST
R/W
0h
OTP (One Time Programmable Factory Trimmed Registers) LOAD
with SW RESET
OTP reloads with the assertion of a software reset (SW_RST).
0h = No reload with SW_RST
1h = Reload with SW_RST
1
ALMV_POL
R/W
0h
Alarm Voltage Polarity
This register bit is ORed with the POL_SEL/AIN1 pin (if AIN1_ENB
bit is low) to control the VOUT during a hardware reset condition
or if alarm is active and alarm action is set appropriately. The
following Boolean function is implemented for the internal signal
ALMV_POL_o that sets the VOUT voltage:
ALMV_POL_o = ALMV_POL OR (POL_SEL/AIN1 AND NOT
AIN1_ENB)
0h = Low (0 V)
1h = High (2.5 V)
0
AIN1_ENB
R/W
0h
AIN1 Pin Enable
This bit determines whether the POL_SEL/AIN1 pin acts as alarm
voltage polarity control bit or an input channel to the ADC.
0h = AIN1 pin acts as alarm voltage polarity bit and ADC converts
GND
1h = AIN1 pin is an active channel to the ADC
www.ti.com
AFE78101, AFE88101
SLASF21 – DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
59
Product Folder Links: AFE78101 AFE88101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com