| 전자부품 데이터시트 검색엔진 |
|
MSP430 데이터시트(PDF) 10 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
MSP430 데이터시트(HTML) 10 Page - Texas Instruments |
|
10 / 88 page ![]() 6.6 Timing Requirements all input signals are specified with tR = tF = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2, 2.7 V ≤ PVDD ≤ 5.5 V, VIH = 1.62 V, VIL = 0.15 V, VREFIO = 1.25 V, and TA = –40°C to +125°C (unless otherwise noted) PARAMETER MIN NOM MAX UNIT SERIAL INTERFACE - WRITE AND READ OPERATION fSCLK Serial clock frequency 12.5 MHz tSCLKHIGH SCLK high time 36 ns tSCLKLOW SCLK low time 36 ns tCSHIGH CS high time 80 ns tCSS CS to SCLK falling edge setup time 30 ns tCSH SCLK falling edge to CS rising edge 30 ns tCSRI CS rising edge to SCLK falling edge ignore 30 ns tCSFI SCLK falling edge ignore to CS falling edge 5 ns tSDIS SDI setup time 5 ns tSDIH SDI hold time 5 ns tSDOZD CS falling edge to SDO tri-state condition to driven 40 ns tSDODZ CS rising edge to SDO driven to tri-state condition 40 ns tSDODLY SCLK to SDO output delay 40 ns UART tBAUD Baud rate = 9600 ± 1% 104 µs DIGITAL LOGIC tDACWAIT Sequential DAC update wait time 2.1 µs tPOR POR reset delay 100 µs tRESET RESET pulse duration 100 ns tRESETWAIT Wait time after RESET pulse 10 µs AFE78101, AFE88101 SLASF21 – DECEMBER 2022 www.ti.com 10 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: AFE78101 AFE88101 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |