전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

HC705V8GRS/D 데이터시트(PDF) 89 Page - NXP Semiconductors

부품명 HC705V8GRS/D
상세설명  The Motorola MC68HC705V8 microcontroller is a custom HC05 based MCU featuring a Message Data Link Controller (MDLC) module and on-chip power regulation.
PDF  172 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705V8GRS/D 데이터시트(HTML) 89 Page - NXP Semiconductors

Back Button HC705V8GRS/D Datasheet HTML 85Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 87Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 88Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 89Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 90Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 91Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 92Page - NXP Semiconductors HC705V8GRS/D Datasheet HTML 93Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 172 page
background image
SECTION 11: 16-BIT TIMER
Page 78
MC68HC705V8 Specification Rev. 2.1
NOTE:
The Input Capture pin (TCAP) and the Output Compare pin (TCMP) are
shared with PB7 and PB6 respectively. The timer’s TCAP input is always
connected to PB7. PB6 is the timer’s TCMP pin if the OCE bit in the
MISCELLANEOUS control register is set. See 7.2.2 OCE - Output
compare enable.
11.4
TIMER CONTROL REGISTER (TCR) - $12
The TCR is a read/write register containing six control bits. Three bits control interrupts
associated with the timer status register flags ICF, OCF and TOF.
Figure 11-3:
Timer Control Register - $12
11.4.1
ICIE - Input Capture Interrupt Enable
1 - Interrupt enabled
0 - Interrupt disabled
11.4.2
OCIE - Output Compare Interrupt Enable
1 - Interrupt enabled
0 - Interrupt disabled
11.4.3
TOIE - Timer Overflow Interrupt Enable
1 - Interrupt enabled
0 - Interrupt disabled
11.4.4
TON - Timer On
When disabled, the timer is initialized to the reset condition.
1 - Timer enabled
0 - Timer disabled
11.4.5
IEDG - Input Edge
Value of input edge determines which level transition on TCAP pin will trigger free-
running counter transfer to the input capture register. Reset clears this bit.
1 - Positive edge
0 - Negative edge
ICIE
OCIE
TOIE
0
0
TON
IEDG
OLVL
RESET
$12
00
0
0
0
0
00
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com