| 전자부품 데이터시트 검색엔진 |
|
HC705V8GRS/D 데이터시트(PDF) 110 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705V8GRS/D 데이터시트(HTML) 110 Page - NXP Semiconductors |
|
110 / 172 page ![]() SECTION 15: MESSAGE DATA LINK CONTROLLER Page 99 MC68HC705V8 Specification Rev. 2.1 15.1.1 MDLC OPERATING MODES The MDLC has five main modes of operation which interact with the power supplies, pins and rest of the MCU as shown below. 15.1.2 MODE DESCRIPTIONS 15.1.2.1 Power Off This mode is entered from the Reset mode whenever the MCU supply voltage VDD drops below the minimum specified value to guarantee correct MDLC operation. In order to ensure that the MDLC does not enter an unknown state, it will first be placed in the Reset mode before being powered down. In this mode, the pin input and output specifications are not guaranteed. VDD > Vmdlc(Min.) and Power Off Figure 15-1: MDLC Operating Modes State Diagram Reset MDLC Stop Run VDD ≤ Vmdlc(Min.) STOP instruction or (from any mode) MDLC Wait RXMS=1 or (WAIT instruction and WCM=1) (WAIT instruction and WCM=0) Any MCU reset source asserted No MCU reset source asserted Any MCU reset source asserted Network activity or other MCU wake-up other MCU wake-up (COP, ILLADDR, P.U., RESET, LVR, POR DISABLED STOP) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |