전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H7B0AB 데이터시트(PDF) 96 Page - STMicroelectronics

부품명 STM32H7B0AB
상세설명  32-bit Arm® Cortex®-M7 280 MHz MCUs, 128-Kbyte Flash memory, 1.4-Mbyte RAM, 46 com. and analog interfaces, SMPS, crypto
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H7B0AB 데이터시트(HTML) 96 Page - STMicroelectronics

Back Button STM32H7B0AB Datasheet HTML 92Page - STMicroelectronics STM32H7B0AB Datasheet HTML 93Page - STMicroelectronics STM32H7B0AB Datasheet HTML 94Page - STMicroelectronics STM32H7B0AB Datasheet HTML 95Page - STMicroelectronics STM32H7B0AB Datasheet HTML 96Page - STMicroelectronics STM32H7B0AB Datasheet HTML 97Page - STMicroelectronics STM32H7B0AB Datasheet HTML 98Page - STMicroelectronics STM32H7B0AB Datasheet HTML 99Page - STMicroelectronics STM32H7B0AB Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 205 page
background image
Symbol
Parameter
Conditions
Min(1) Typ(1) Max(1) Unit
Jitter
Cycle-to-cycle jitter
fVCO_OUT = 560 MHz
±ps
-
15
-
Long term jitter
Normal mode (f PLL_IN = 2 MHz), fVCO_OUT = 560 MHz
-
±0.2
-
%
Normal mode (f PLL_IN = 16 MHz), fVCO_OUT = 560 MHz
-
±0.8
-
Sigma-delta mode (f PLL_IN = 2 MHz), fVCO_OUT = 560 MHz
-
±0.2
-
Sigma-delta mode (f PLL_IN = 16 MHz), fVCO_OUT = 560 MHz
-
±0.8
-
IDD(PLL)
PLL power consumption
fVCO_OUT = 560 MHz
VDD
-
330
420
µA
VCORE
-
630
-
fVCO_OUT = 128 MHz
VDD
-
155
230
VCORE
-
170
-
1. Guaranteed by design, unless otherwise specified.
2. This value must be limited to the maximum frequency due to the product limitation.
3. Guaranteed by characterization results.
Table 54. PLL characteristics (medium VCO frequency range)
Symbol
Parameter
Conditions
Min(1)
Typ(1)
Max(1)
Unit
fPLL_IN
PLL input clock
-
1
-
2
MHz
PLL input clock duty cycle
-
10
-
90
%
fPLL_OUT
PLL multiplier output clock P, Q, R
VOS0
1.17
-
210
MHz
VOS1
1.17
-
210
VOS2
1.17
-
160(2)
VOS3
1.17
-
88(2)
fVCO_OUT PLL VCO output
-
150
-
420
tLOCK
PLL lock time
Normal mode
-
45
80(3)
µs
Sigma-delta mode
forbidden
Jitter
Cycle-to-cycle jitter
fVCO_OUT = 150 MHz
-
-
60
-
±ps
fVCO_OUT = 200 MHz
-
-
40
-
fVCO_OUT = 400 MHz
-
-
18
-
fVCO_OUT = 420 MHz
-
-
15
-
Period jitter
fVCO_OUT = 150 MHz
fPLL_OUT = 50 MHz
-
75
-
±-ps
fVCO_OUT = 400 MHz
-
25
-
Long term jitter
Normal mode, fVCO_OUT = 400 MHz
-
±0.2
-
%
IDD(PLL)
PLL power consumption on VDD
fVCO_OUT = 420 MHz
VDD
-
275
360
µA
VCORE
-
450
-
fVCO_OUT = 150 MHz
VDD
-
160
240
VCORE
-
165
-
1. Guaranteed by design, unless otherwise specified.
2. This value must be limited to the maximum frequency due to the product limitation.
3. Guaranteed by characterization results.
STM32H7B0xB
Operating conditions
DS13196 - Rev 7
page 96/205



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com