전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STUW81300 데이터시트(PDF) 28 Page - STMicroelectronics

부품명 STUW81300
상세설명  Wideband RF/microwave PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STUW81300 데이터시트(HTML) 28 Page - STMicroelectronics

Back Button STUW81300 Datasheet HTML 24Page - STMicroelectronics STUW81300 Datasheet HTML 25Page - STMicroelectronics STUW81300 Datasheet HTML 26Page - STMicroelectronics STUW81300 Datasheet HTML 27Page - STMicroelectronics STUW81300 Datasheet HTML 28Page - STMicroelectronics STUW81300 Datasheet HTML 29Page - STMicroelectronics STUW81300 Datasheet HTML 30Page - STMicroelectronics STUW81300 Datasheet HTML 31Page - STMicroelectronics STUW81300 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 63 page
background image
Circuit description
STuW81300
28/63
DS11314 Rev 7
7.7
Charge pump
This block consists of two matched current sources, Iup and Idown, which are controlled
respectively by the UP and DOWN PFD outputs. The nominal value of the output current
(ICP) is controlled by selecting one of 32 values by a 5-bit word.
The minimum value of the output current (ICP) is 158 µA.
The charge pump also includes compensation circuitry to take into account variation of
KVCO with VCO control voltage, which changes with temperature and process for a
specified frequency. The KVCO compensation block adjusts the nominal ICP value,
minimizing the variation of the product ICP x KVCO to keep the PLL bandwidth constant for
the specified frequency. In order to compensate the change of KVCO with frequency, the
user should manually adjust the ICP value to keep the PLL bandwidth constant.
In addition, the charge-pump output stage can operate with a 3.3 V to 4.5 V supply voltage.
The LDO_4V5, programmable at 3.3 V and 4.5 V can be used for this purpose.
7.8
Fast lock mode
The fast-lock feature can be enabled to trade fast settling time against spurs rejection,
performance parameters which generally require different settings of PLL bandwidth
(narrow for better spurs rejection and wide for fast settling time).
A narrow bandwidth for low spurs can be designed for the lock state while a wide bandwidth
can be designed for the PLL transients.
The wide bandwidth is achieved during the transient by increasing the charge pump current
and reducing accordingly the dumping resistor value of the loop filter in order to keep the
phase margin of the PLL constant. The duration of the PLL wide band mode, in terms of
number of PFD cycles, is set by programming the fast-lock 13 bit counter.
Table 8. Current value versus selection
CPSEL4
CPSEL3
CPSEL2
CPSEL1
CPSEL0
Current
Value
000
00
-
0
000
01
IMIN
158 µA
000
10
3*IMIN
316 µA
...
...
...
...
...
...
...
111
01
29*IMIN
4.58 mA
111
10
30*IMIN
4.74 mA
111
11
31*IMIN
4.9 mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com