 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DA16200 데이터시트(PDF) 48 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA16200 데이터시트(HTML) 48 Page - Renesas Technology Corp |
|
|
48 / 154 page  DA16200 Ultra Low Power Wi-Fi SoC Datasheet Revision 3.6 04-Jan-2023 CFR0011-120-00 48 of 153 © 2023 Renesas Electronics 7.11 Clock Generator The generation of the system's clocks is described in detail in Figure 22. PLL480M XTAL40M Divide by PLL_CLK_DIV_0_CPU Free running modules HCLK_FR CPU Core (CM4F) BusMatrix Internal SRAM Mask ROM PHY Bus SD/eMMC Divide by CLK_DIV_EMMC Divide by PLL_CLK_DIV_1_XFC QSPI Flash Controller HCLK_XFC 2 nd SPI Host Controller Divide by PLL_CLK_DIV_2_UART UART_0 CLK_UART UART_1 UART_2 Divide by PLL_CLK_DIV_3_OTP OTP CLK_OTP Divide by 2 Divide by PLL_CLK_DIV_5_I2S I2S CLK_I2S I/O PAD Divide by CLK_DIV_I2S Divide by PLL_CLK_DIV_6_AUXA CLK_AUXA Divide by PLL_CLK_DIV_7_C312 CC312 (Security IP) HCLK_CC312 PHY Clock Generator CK EN CG CK EN CG CK EN CG CK EN CG CK EN CG CK EN CG CK EN CG CK EN CG Aux. ADC Divide by CLK_DIV_AUXA Figure 22: Clock Tree Diagram |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
