| 전자부품 데이터시트 검색엔진 |
|
DA16200 데이터시트(PDF) 64 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA16200 데이터시트(HTML) 64 Page - Renesas Technology Corp |
|
64 / 154 page ![]() DA16200 Ultra Low Power Wi-Fi SoC Datasheet Revision 3.6 04-Jan-2023 CFR0011-120-00 64 of 153 © 2023 Renesas Electronics 9.7.2 I2S Clock Scheme The I2S uses a 24 MHz clock as default from the RF reference clock (40 MHz), so it can support 46.875 KHz of sampling rate. External clock sources are needed to support the standard sampling rate. See Table 49. Figure 39: I2S Clock Scheme Table 49: I2S Clock Selection Guide Parameter Units LRCK Fs 8 12 16 24 32 44.1 46.875 48 KHz BCLK 64Fs 0.512 0.768 1.024 1.536 2.048 2.8224 3 3.072 MHz MCLK 512Fs 4.096 6.144 8.192 12.288 16.384 22.5792 24 24.576 MHz Clk Div2 N (=1,2,3…) 6 4 3 2 2 1 1 1 I2S_CLK 24.576 24.576 24.576 24.576 32.768 22.5792 24 (Internal PLL) 24.576 MHz NOTE To confirm the exact LRCK operation, drive the Clock source at I2S_CLK. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |