전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC05RC16GRS/D 데이터시트(PDF) 38 Page - NXP Semiconductors

부품명 HC05RC16GRS/D
상세설명  General Release Specification
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05RC16GRS/D 데이터시트(HTML) 38 Page - NXP Semiconductors

Back Button HC05RC16GRS/D Datasheet HTML 34Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 35Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 36Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 37Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 38Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 39Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 40Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 41Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 122 page
background image
Interrupts
General Release Specification
MC68HC05RC16 — Rev. 3.0
Interrupts
4.3 CPU Interrupt Processing
Interrupts cause the processor to save register contents on the stack
and to set the interrupt mask (I bit) to prevent additional interrupts. Unlike
reset, hardware interrupts do not cause the current instruction execution
to be halted, but are considered pending until the current instruction is
complete.
If interrupts are not masked (I bit in the CCR is clear) and the
corresponding interrupt enable bit is set, the processor will proceed with
interrupt processing. Otherwise, the next instruction is fetched and
executed. If an interrupt occurs, the processor completes the current
instruction, stacks the current CPU register state, sets the I bit to inhibit
further interrupts, and finally checks the pending hardware interrupts. If
more than one interrupt is pending after the stacking operation, the
interrupt with the highest vector location shown in Table 4-1 will be
serviced first. The SWI is executed the same as any other instruction,
regardless of the I-bit state.
When an interrupt is to be processed, the CPU fetches the address of
the appropriate interrupt software service routine from the vector table at
locations $3FF6–$3FFF as defined in Table 4-1.
Table 4-1. Vector Address for Interrupts and Reset
Register
Flag Name
Interrupt
CPU
Interrupt
Vector Address
N/A
N/A
Reset
RESET
$3FFE–$3FFF
N/A
N/A
Software Interrupt
SWI
$3FFC–$3FFD
N/A
N/A
External Interrupts*
IRQ
$3FFA–$3FFB
MCSR
EOC
End of Cycle
Interrupt
CMT
$3FF8–$3FF9
CTCSR
CTOF,
RTIF
Real-Time Interrupt
Core Timer
Overflow
CORE
TIMER
$3FF6–$3FF7
*External interrupts include IRQ and port B keyscan sources.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com