전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC05RC16GRS/D 데이터시트(PDF) 80 Page - NXP Semiconductors

부품명 HC05RC16GRS/D
상세설명  General Release Specification
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05RC16GRS/D 데이터시트(HTML) 80 Page - NXP Semiconductors

Back Button HC05RC16GRS/D Datasheet HTML 76Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 77Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 78Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 79Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 80Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 81Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 82Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 83Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 84Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 122 page
background image
Carrier Modulator Transmitter (CMT)
General Release Specification
MC68HC05RC16 — Rev. 3.0
Carrier Modulator Transmitter (CMT)
9.5.3.2 Modulator Control and Status Register
The modulator control and status register (MCSR) contains the
modulator and carrier generator enable (MCGEN), interrupt enable (IE),
mode select (MODE), baseband enable (BASE), extended space
(EXSPC), and external interrupt mask (EIMSK) control bits,
divide-by-two prescaler (DIV2) bit, and the end of cycle (EOC) status
bit.
EOC — End Of Cycle Status Flag
EOC is set when a match occurs between the contents of the space
period register, SREG, and the down counter. This is recognized as
the end of the modulation cycle. At this time, the counter is initialized
with the (possibly new) contents of the mark period buffer, MBUFF,
and the space period register, SREG, is loaded with the (possibly
new) contents of the space period buffer, SBUFF. This flag is cleared
by a read of the MCSR followed by an access of MDR2 or MDR3. The
EOC flag is cleared by reset.
1 = End of modulator cycle (counter = SBUFF) has occurred
0 = Current modulation cycle in progress
DIV2 — Divide-by-two prescaler
The divide-by-two prescaler causes the CMT to be clocked at the bus
rate when enabled; 2 x the bus rate when disabled (fosc). This bit is
not double buffered and so should not be set during a transmission.
1 = Divide-by-two prescaler enabled
0 = Divide-by-two prescaler disabled
Address:
$0014
Bit 7
654321
Bit 0
Read:
EOC
DIV2
EIMSK
EXSPC
BASE
MODE
IE
MCGEN
Write:
Reset:
00000000
Unimplemented
Figure 9-10. Modulator Control and Status Register (MCSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com