전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC05RC16GRS/D 데이터시트(PDF) 69 Page - NXP Semiconductors

부품명 HC05RC16GRS/D
상세설명  General Release Specification
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05RC16GRS/D 데이터시트(HTML) 69 Page - NXP Semiconductors

Back Button HC05RC16GRS/D Datasheet HTML 65Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 66Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 67Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 68Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 69Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 70Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 71Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 72Page - NXP Semiconductors HC05RC16GRS/D Datasheet HTML 73Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 122 page
background image
Carrier Modulator Transmitter (CMT)
Overview
MC68HC05RC16 — Rev. 3.0
General Release Specification
Carrier Modulator Transmitter (CMT)
Figure 9-1. Carrier Modulator Transmitter Module Block Diagram
The modulator provides a simple method to control protocol timing. The
modulator has a resolution of 4
µs with a 2-MHz oscillator. It can count
system clocks to provide real-time control or it can count carrier clocks
for self-clocked protocols. It can either gate the carrier onto the
modulator output (TIME), control the logic level of the modulator output
(baseband) or directly route the carrier to the modulator output while
providing a signal to switch the carrier generator between high/low time
register buffers (FSK). See 9.5 Modulator.
The transmitter output block controls the state of the infrared out pin
(IRO). The modulator output is gated on to the IRO pin when the
modulator/carrier generator is enabled. Otherwise, the IRO pin is
controlled by the state of the IRO latch, which is directly accessible to the
CPU by means of bit 7 of the carrier generator data registers CHR1 and
CLR1. The IRO latch can be written to on either edge of the internal bus
clock (fosc/2), allowing for IR waveforms which have a resolution of twice
the bus clock frequency (fosc). See 9.4.2 Carrier Generator Data
Registers (CHR1, CLR1, CHR2, and CLR2).
fOSC
CARRIER
GENERATOR
MODULATOR
CARRIER
OUT
MODULATOR
OUT
MODULATOR/
TRANSMITTER
OUTPUT
BASE
MODE
PRIMARY/SECONDARY SELECT
CPU INTERFACE
IRO
PIN
fOSC ÷ 2
DB
AB
EOC INTERRUPT
.
CARRIER
ENABLE
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com