전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC105EC/D 데이터시트(PDF) 5 Page - NXP Semiconductors

부품명 MPC105EC/D
상세설명  MPC105 PCI Bridge/Memory Controller Hardware Specifications
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC105EC/D 데이터시트(HTML) 5 Page - NXP Semiconductors

  MPC105EC/D Datasheet HTML 1Page - NXP Semiconductors MPC105EC/D Datasheet HTML 2Page - NXP Semiconductors MPC105EC/D Datasheet HTML 3Page - NXP Semiconductors MPC105EC/D Datasheet HTML 4Page - NXP Semiconductors MPC105EC/D Datasheet HTML 5Page - NXP Semiconductors MPC105EC/D Datasheet HTML 6Page - NXP Semiconductors MPC105EC/D Datasheet HTML 7Page - NXP Semiconductors MPC105EC/D Datasheet HTML 8Page - NXP Semiconductors MPC105EC/D Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
105 Hardware Specifications
5
Preliminary/Subject to Change without Notice
Table 4 provides the power dissipation for the MPC105.
1.3.2 AC Electrical Characteristics
This section provides the clock AC electrical characteristics for the MPC105.
1.3.2.1 Input AC Specifications
Table 5 provides the clock AC timing specifications as defined in Figure 1. These specifications are for
operation between 16.67 and 33.33 MHz bus clock (SYSCLK) frequencies.
Output low voltage, IOL = 14 mA
VOL
—
0.5
V
Capacitance, Vin = 0 V, f = 1 MHz
1
Cin
—7
pF
Note:
1. Capacitance is periodically sampled rather than 100% tested.
Table 4. Power Dissipation1
SYSCLK/Internal Clock Frequency (MHz)
Power Management Mode
25/25
33.33/33.33
25/50
33.33/66.67
Unit
Max Values (Vdd = 3.47 V)
Full-on mode
0.60
0.8
1.30
1.70
W
Doze mode
TBD
TBD
TBD
TBD
mW
Nap mode
TBD
TBD
TBD
TBD
mW
Sleep mode 2
140
180
220
260
mW
Suspend mode 3
50
50
90
90
mW
Typical Values (Vdd = 3.3 V)
Full-on mode
0.40
0.50
0.70
0.90
W
Doze mode
TBD
TBD
TBD
TBD
mW
Nap mode
TBD
TBD
TBD
TBD
mW
Sleep mode2
70
110
140
180
mW
Suspend mode 3
30
30
60
60
mW
Notes:
1. Power dissipation for common system configurations assuming 50 pF loads
2. Power saving modes assume system clock off.
3. Suspend power saving mode assumes system clock off and PLL in clock bypass mode.
Table 3. DC Electrical Specifications (Continued)
Vdd = 3.3
± 5% Vdc, GND = 0 Vdc
Characteristic
Symbol
Min
Max
Unit
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
AR
CH
IVE
D B
Y F
RE
ES
CA
LE
SE
MI
CO
ND
UC
TO
R,
INC
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com