TMPR4955AF datasheet(113/168 Pages) TOSHIBA

113 / 168 page

Chapter 6 TX4955A System Interface

6-41

ExtAgent Cmd

ExtAgent Data

Proc Cmd

Proc Data

PMaster*

SysCmd

SysAD

SCycle

SClock

Figure 6.3.5 Sample Cycle with PMaster* Asserted

External agent drives SysAD and SysCmd buses (external agent is master).

SysAD and SysCmd buses are set to a tri-state (no bus master).

CPMaster

PMaster

PMaster* is asserted. Processor drives SysAD and SysCmd buses (processor is master).

EValid

EValid* (I), PValid

(I), PValid

(I), PValid* (O)

(O)

During a cycle in which either signal is asserted, the signal

indicates a new valid address or valid data is on the SysAD bus, and

a new valid command or data identifier is on the SysCmd bus.

EValid

EValid* indicates an external agent is driving new SysAD and

SysCmd values. PValid

PValid

PValid* indicates the processor is driving new

SysAD and SysCmd values.

Data

SysAD

SCycle

SClock

Cmd

SysCmd

EValid

PValid

Figure 6.3.6 Sample Cycle with PValid* and EValid*

A: New SysAD and SysCmd values.

Each cycle either of these signals remains asserted indicates there is a new SysAD and

SysCmd value.

Data

SysAD

SCycle

SClock

Cmd

SysCmd

EValid*

PValid*

Figure 6.3.7 Sample Cycles with Multiple PValid* and EValid*

New SysAD and SysCmd value.

Another new SysAd and SysCmd value.

TMPR4955AF 데이터시트(PDF) 113 Page - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 113 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL