전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMPR4955AF 데이터시트(PDF) 122 Page - Toshiba Semiconductor

부품명 TMPR4955AF
상세설명  64-Bit TX System RISC TX49 Family
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 122 Page - Toshiba Semiconductor

Back Button TMPR4955AF Datasheet HTML 118Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 119Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 120Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 121Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 122Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 123Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 124Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 125Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 126Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 168 page
background image
Chapter 6 TX4955A System Interface
6-50
6.3.11
External Read Response
An external agent returns data to the processor in response to a processor read request
by waiting for the processor to move to slave state. The external agent then returns the
data through either a single data cycle or a series of data cycles sufficient to transmit the
requested data. After the last data cycle is issued, the read response is complete and the
processor becomes master (assuming EReq
EReq
EReq
EReq* was not asserted).
If, at the end of the read response cycles, EReq
EReq
EReq
EReq* has been asserted, the processor remains
in slave state until the external agent relinquishes the bus. When the processor is in slave
state and needs access to the SysAD bus, it waits until EReq
EReq
EReq
EReq* is deasserted.
The data identifier associated with a data cycle may indicate that the data transmitted
during that cycle is erroneous; however, an external agent must return a block of data of
the correct size regardless of this erroneous data cycle indication. If a read response
includes one or more erroneous data cycles, the processor takes a bus error.
Read response data must only be delivered to the processor when a processor read
request is pending. The state of the processor is undefined if a read response is presented to
it when no processor read is pending.
An example of a processor single read request followed by a read response is illustrated
in Figure 6.3.19.
EOD
Data
Read
Addr
812
6
11
10
9
7
5
4
3
2
1
SysAD
SCycle
SClock
SysCmd
EOK
EValid
PValid
PMaster
Figure 6.3.19 Single Read Request Followed By Read Response
A read response example for a processor block read with the system interface already in
slave state is illustrated in Figure 6.3.20.
Data 3
Data 2
Data 1
Data 0
EOD
Data
Data
Data
812
6
11
10
9
7
5
4
3
2
1
SysAD
SCycle
SClock
SysCmd
EValid*
PValid*
PMaster*
Figure 6.3.20 Block Read Response, System Interface Already In Slave State



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com